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Unified Subharmonic Oscillation Conditions
for Peak or Average Current Mode Control
Chung-Chieh Fang
Abstract
This paper is an extension of the author’s recent research in which only buck converters were
analyzed. Similar analysis can be equally applied to other types of converters. In this paper, a unified
model is proposed for buck, boost, and buck-boost converters under peak or average current mode control
to predict the occurrence of subharmonic oscillation. Based on the unified model, the associated stability
conditions are derived in closed forms. The same stability condition can be applied to buck, boost, and
buck-boost converters. Based on the closed-form conditions, the effects of various converter parameters
including the compensator poles and zeros on the stability can be clearly seen, and these parameters
can be consolidated into a few ones. High-order compensators such as type-II and PI compensators are
considered. Some new plots are also proposed for design purpose to avoid the instability. The instability
is found to be associated with large crossover frequency. A conservative stability condition, agreed with
the past research, is derived. The effect of the voltage loop ripple on the instability is also analyzed.
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2I. NOMENCLATURE
D duty cycle (Note: dimensionless parameters are highlighted in red)
T switching period
fs = 1/T switching frequency (unit: Hertz)
ωs = 2πfs angular switching frequency (unit: rad/s)
ωc crossover frequency
vs source (input) voltage
vo output voltage
vr reference voltage
vc control voltage (at the output of the voltage-loop compensator)
vd voltage across the diode
iL inductor current, a triangular wave in the time domain
vL = L(diL/dt) voltage across the inductor, a square wave in the time domain
m1 inductor current slope diL/dt when the switch is on
-m2 (negative) inductor current slope diL/dt when the switch is off
va = vh − vl amplitude of vL (also note: va = L(m1 +m2))
vh = Lm1 the high value of vL
vl = −Lm2 the low value of vL
y(t) feedback signal for switching (the switch is turned off when y ≤ h, for example)
h(t) PWM or stabilizing ramp signal
Vh the high value of the ramp
Vl the low value of the ramp
Vm = Vh − Vl ramp amplitude
ma = Vm/T = Vmfs ramp slope
mv the effect on the required ramp slope ma due to the (added) voltage loop ripple
L inductance
C capacitance
C3 capacitance of a (ceramic) capicitor (with small ESR) in parallel with C
R load resistance
Rs sensing resistance (for the inductor current iL)
Rc equivalent series resistance (ESR) of C
ρ = R/(R +Rc) a dimensionless parameter to show the effect of Rc (ρ = 1 if Rc = 0)
ǫ = δT switching delay
3T (s) = Ti(s) + Tv(s) loop gain (with two parts contributed by the current and voltage loops)
T ′(s) = e−sǫT (s) loop gain with a switching delay ǫ := δT
Ti(s) the part of loop gain contributed by the current loop
Tv(s) the part of loop gain contributed by the feedback voltage loop
C1, C2, C3, etc. a case for a typical loop gain (see Table I or [4] for the case number)
Kc compensator gain
ωp compensator pole
ωz compensator zero
ωr = 1/RcC ESR zero
ωq = ωr(1 + C/C3) a pole contributed by adding C3 in parallel with C
p = ωp/ωs normalized (by ωs) compensator pole
z = ωz/ωs normalized compensator zero
r = ωr/ωs normalized ESR zero
q = ωq/ωs normalized ωq
Gi(s) = Rs/sL current-loop integrator to convert vL to RsiL (for modeling purpose only)
Gc(s) current-loop compensator transfer function
Gv(s) voltage-loop compensator transfer function
K = vaRsKc
VmωzLωs
gain of the current feedback loop for the type-II compensator case
K = Kz gain of the current feedback loop for the PI compensator case
Kmax maximum allowable K to avoid subharmonic oscillation (i.e., need K < Kmax)
Kmax maximum allowable K to avoid subharmonic oscillation (i.e., need K < Kmax)
Kv =
ρvsKc
TLCωz
gain of the voltage feedback loop for the type-II compensator case
k = ρKcT/RsCωz a dimensionless voltage feedback gain (k = 0 if the voltage feedback loop is open)
α(D, p) a function used as a building block of most typical stability conditions
αk(D) the k-th coefficient term of α(D, p) =
∞∑
k=0
(−1)kαk(D)pk
c(D, p) the high order k ≥ 2 (correction) terms of α(D, p), i.e., c(D, p) =
∞∑
k=2
(−1)kαk(D)pk
kp proportional feedback gain of the voltage loop
F(T (s)) an F-transform to convert a loop gain T (s) to a stability condition, F(T (s)) < 1
S = F(maT (s)) an S-plot to show the required stabilizing ramp slope (stability requires S < ma)
L = F(T (s)) an L-plot which is an F-transform of a loop gain (stability requires L = S/ma < 1)
mi = F(maTi(s)) the part of the S-plot (S = mi +mv) contributed by the current loop
mv = F(maTv(s)) the part of the S-plot contributed by the voltage feedback loop
4II. INTRODUCTION
For DC-DC converters with current mode control (CMC) or voltage mode control (VMC), subharmonic
oscillation (fast-scale instability, FSI) may occur [1], [2]. The instability is common in peak CMC
(PCMC), but rarely reported in average CMC (ACMC) [3].
Consider the following four closely related nonlinear systems:
S1: a square wave generator (SWG) with a linear feedback;
S2: a buck converter;
S3: a triangular wave generator (TWG) with a linear feedback; and
S4: any CMC converter.
The systems S2, S3 and S4 can be converted (denoted by “→”) to S1 as shown below (see also Fig. 1):
S2 → S1: In the buck converter, the voltage vd across the diode (or the second switch) is a square wave,
then S2 → S1 [4], [5].
S3 → S1: A TWG is equivalent to an SWG plus an integrator, and an integrator plus a linear feedback
is still a linear feedback, then S3 → S1.
S4 → S1: In CMC, the inductor current iL is a triangular wave (like an output of TWG), then S4 →
S3 → S1, which makes a unified CMC model possible.
S4 → S1: Also, the voltage vL = L(diL/dt) across the inductor is a square wave, then S4 → S1.
Although harmonic balance analysis (HBA) [4]–[6] has been applied to buck converters (S2 or S1) to
obtain the FSI conditions, and experimentally verified in [7], its application to any CMC converter has
not been reported. Based on the FSI conditions for S1, this paper derives the general FSI conditions for
S3 and S4. As shown in Fig. 2, all of the results are independently verified by time-domain simulations
and sampled-data analysis (SDA) [8], a known accurate analysis for DC-DC converters. FSI occurs when
a sampled-data (discrete-time) pole crosses -1. The results are also compared with state-space average
analysis (SSAA) which is less accurate.
S1: SWG
linear feedback
analyzed in [4]
S2: buck converter
vd ≈ SWG
analyzed in [5, 6]
experimentally verified in [7]
S3:
SWG
linear feedback
integrator
TWG
analyzed in this paper
S4: any CMC converter
iL ≈ TWG; vL ≈ SWG
analyzed in this paper
Figure 1. The systems S2, S3 and S4 can be converted to S1 for further analysis.
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compare
Any CMC converter unified model Fig. 4 1. HBA
2. SDA
3. simulations
4. SSAA
Figure 2. Throughout the paper, the CMC converter is analyzed in four ways: it is first analyzed by HBA, independently
verified by SDA and simulations, and then compared with SSAA.
This paper focuses on the FSI conditions and tries to answer the following questions:
1) The buck and boost converters have different dynamics. For example, the boost converter has a
right half plane zero [9]. Do these two converters with CMC essentially have the same dynamics?
2) In the past research [10] on PCMC, a sampling effect is included in order to predict FSI, which
requires increasing the system dimension. However, its application to ACMC has been questioned
[11], [12]. Also, the ramp in PCMC is used for stabilization, whereas the ramp in ACMC is used
for PWM modulation. Does a unified CMC model, applicable to both PCMC and ACMC, exist
without increasing the system dimension?
3) Is the unified CMC model also applicable to buck, boost, and buck-boost converters?
4) A converter has many parameters. Each parameter has a different effect. Can these parameters be
consolidated into a few parameters to predict FSI? Is there a single plot which predicts FSI?
The answers to these questions will be shown to be affirmative.
For PCMC with open voltage loop, the FSI conditions have been well reported. For ACMC [3], [11]–
[20], however, no accurate general closed-form FSI conditions have been reported. Also, the effects of the
compensator poles and zeros on the stability have also not been reported. In this paper, the closed-form
FSI conditions are derived, and the effects of many converter parameters can be clearly seen.
The remainder of the paper is organized as follows. The FSI conditions based on harmonic balance
analysis [4] are reviewed in Section III. A unified CMC model is proposed in Section IV. It is then
applied to various PCMC and ACMC schemes in Section V. The effect of the voltage loop ripple (at
the output of the voltage-loop compensator) is considered in Section VI. Conclusions are collected in
Section VII.
III. REVIEW OF FSI CONDITIONS BASED ON HARMONIC BALANCE ANALYSIS
FSI conditions based on harmonic balance analysis [4] are briefly reviewed. Consider a unity-gain SWG
with a linear feedback. Denote the switching period as T and the switching frequency as fs = 1/T , and
let ωs = 2πfs. Let the linear feedback transfer function be T (s). Let ωp be the pole and ωz be the zero,
6Table I
STABILITY CONDITION FOR TYPICAL LOOP GAINS T (s) [4].
Case T (s) Stability condition to avoid FSI
C1
1
s+ωp
1
ωs
α(D, p) < 1
C2
1
s
1
ωs
α0(D) < 1
C5
1
s(1+s/ωp)
1
ωs
(α0(D)− α(D, p)) < 1
C7
1+s/ωz
s2
1
ω2s
( 1
z
α0(D) + α1(D)) < 1
C9
1+s/ωz
s2(1+s/ωp)
1
ω2s
(α1(D) + (
1
p
− 1
z
)(α(D, p)− α0(D))) < 1
for example. Let p = ωp/ωs and z = ωz/ωs. Let D be the duty cycle. Take T (s) = ωs/(s + ωp), for
example. The stability condition (to avoid FSI) is α(D, p) < 1, where
α(D, p) = 2πcsch(2πp)− πeπp(1−2D)csch(πp)
:=
∞∑
k=0
(−1)kαk(D)pk
:= α0(D)− α1(D)p+ c(D, p)
α0(D) = π(2D − 1)
α1(D) = π
2(2D2 − 2D + 1)
For other typical loop gains [4], see Table I. Based on partial fraction decomposition of T (s), most FSI
conditions are related with α(D, p), which is a building block of other FSI conditions [4]. It is also the
reason why a special form of α(D, p) is defined as above.
IV. UNIFIED PCMC/ACMC MODEL FOR DIFFERENT CONVERTERS
Consider a CMC boost converter shown in Fig. 3, where Gc(s) is the current-loop compensator transfer
function, Gv(s) is the voltage-loop compensator transfer function, vs is the source voltage, vo is the output
voltage, vc is the control voltage, vr is the reference voltage, Rs is sensing resistance, y is a feedback
signal, and h is a PWM or compensating ramp varying from Vl to Vh. In Sections IV and V, vc is
assumed constant. The effect of voltage loop ripple is analyzed in Section VI. Let the equivalent series
resistance (ESR) be Rc. Denote the ramp slope as ma and the ramp amplitude as Vm = Vh−Vl = maT .
The inductor current iL is a triangular wave, and and the voltage across the inductor vL(t) = LdiL/dt is
a square wave. Therefore, a CMC converter can be represented by a unified model shown in Fig. 4. Let the
square wave vL(t) have a high value vh, a low value vl, and an amplitude va = vh−vl, as shown in Fig. 5
for different converters. Take the boost converter, for example. When the switch is on, LdiL/dt = vs.
When the switch is off, LdiL/dt = vs − vo. Then, va = vs − (vs − vo) = vo = vs/(1 − D). Denote
7vs
+
−
iL
L
+vL−
RsiL
current loop
vd+ −
Rc
C
R vo
+
−
vc
+
−
voltage
loop
Gv(s)
vr
compensator
Gc(s)
y(t)
ramp h(t) Vl
Vh
+
−
S
R
clock
latch
to switch
Figure 3. A CMC boost converter with a current-loop compensator Gc(s) and a voltage-loop compensator Gv(s).
Vm
h(t)
-
+
y(t)
Square-wave generator (SWG):
Set vL = vh at t = nT
Reset vL = vl if y ≤ h
vl
vh
vL(t) = L
diL
dt
Gc(s)
RsiL-
+ vc
integrator
Gi(s) =
Rs
sL
Figure 4. Unified CMC model, applicable to PCMC/ACMC buck, boost, and buck-boost converters, for example.
0
vh
vl
va
buck
vs − vo
-vo
va = vs =
vo
D
boost
vs
vs − vo
va = vo =
vs
1−D
buck-boost
vs
vo
va =
vs
1−D
= −vo
D
Figure 5. The waveform of vL(t) = Li˙L for different converters.
|i˙L| by m1 and m2 when the (first) switch is on and off, respectively. Then vh = Lm1, vl = −Lm2,
va = L(m1 +m2) which is another universal expression of va.
V. APPLICATIONS TO PCMC AND ACMC
In Fig. 4, the SWG contributes a gain va/Vm, then the (current) loop gain T (s) = vaGc(s)Gi(s)/Vm.
Different CMC schemes have different Gc(s), T (s) and stability conditions (summarized in Table II),
which will be verified by time-domain simulations (summarized in Table III).
8Table II
UNIFIED STABILITY CONDITIONS (IN TERMS OF RAMP SLOPE ma) FOR DIFFERENT CMC SCHEMES, APPLICABLE TO ANY
CMC CONVERTER.
PCMC S := vaRs
L
(D − 1
2
) < ma
ACMC (type-II) S := vaRsKc
TLω2s
((α1(D) + (
1
p
− 1
z
)(α(D, p)− α0(D)))) < ma
(for ωz ≪ ωs) S := vaRsKcTωzLωs (α0(D)− α(D, p)) < ma
(for ωz ≪ ωs) K := vaRsKcVmωzLωs < Kmax(D, p) :=
1
α0(D)−α(D,p)
ACMC (PI) S := vaRsKc
L
( 2D−1
2ωz
+ (1−2D+2D
2)T
4
) < ma
K := vaRsKc
VmLω2s
< Kmax(D, z) :=
1
α0(D)/z+α1(D)
Note: va = vs for buck converters and va = vs/(1−D) for boost or buck-boost converters.
Table III
STABLE/UNSTABLE BOOST CONVERTERS IN EXAMPLES 1-3.
Ex. K or K D p or z Stability In parameter space Simulation PM
1 K = 0.4 0.86 p = 0.75 unstable [a] in Figs. 7(d) & 6(d) Fig. 8 60◦
K = 0.4 0.85 p = 0.75 stable [b] in Fig. 7(d) Fig. 10
2 K = 1.3 0.36 p = 0.17 stable [c] in Fig. 7(c) Fig. 11
K = 1.3 0.36 p = 0.18 unstable [d] in Figs. 7(c) & 6(c) Fig. 12 18◦
K = 1.3 0.36 p = 0.515 unstable [e] in Figs. 7(c) & 6(c) Fig. 14 33◦
K = 1.3 0.36 p = 0.52 stable [f] in Fig. 7(c) Fig. 16
3 K = 0.0232 0.6 z = 0.018 unstable [g] in Figs. 19(c) & 23 Fig. 20 89◦
K = 0.0232 0.58 z = 0.018 stable [h] in Figs. 19(c) & 23 Fig. 22
A. PCMC: Case C2
In PCMC, y = vc −RsiL, Gc(s) = 1 and T (s) = vaGi(s)/Vm = vaRs/sVmL which belongs to case
C2. Let S be an S-plot [4] to show the required stabilizing ramp slope. For S < ma, the converter is
stable. From Table I, the stability condition is
vaRsα0(D)
VmLωs
< 1 or S := vaRs(D − 0.5)
L
< ma (1)
where va = vs for buck converters and va = vs/(1−D) for boost or buck-boost converters, agreed with
[21].
9B. ACMC with Type-II Compensator: Case C5 or C9
For ACMC, y = Gc(s)(vc−RsiL)+ vc, which has an additional offset vc but does not affect the loop
gain. Let the type-II phase-lead compensator (with ωz < ωp) be
Gc(s) =
Kc(1 + s/ωz)
s(1 + s/ωp)
(2)
where Kc is a gain. Generally, ωz ≪ ωs. Let K = vaRsKc/VmωzLωs. Then
T (s) = vaGc(s)Gi(s)
Vm
=
vaRsKc(1 +
s
ωz
)
VmLs2(1 +
s
ωp
)
(3)
≈ Kωs
s(1 + s
ωp
)
(at frequency ωs ≫ ωz) (4)
1) Based on SSAA: Converter is expected to be stable: Let ωc be the crossover frequency. Setting
|T (jωc)| = 1 in (4) leads to
ωc =
ωs√
2
√√
p4 + 4K2p2 − p2 (5)
≈


ωsK (for K ≪ p)
ωs
√
Kp (for K ≫ p)
(6)
A large K leads to a large ωc. From (4), the phase margin (PM) is 90◦ − arctan(ωc/ωp) > 0. PM is a
function of K and p, independent of D. For K = 100, 2, 1.3, and 0.4, the plots of PM in the (D, p) space
are shown in Fig. 6, and the converter is expected to be always stable. As K decreases, ωc decreases
and PM increases.
2) Based on HBA: FSI may occur even with PM > 0: From (4), T (s) belongs to case C5 in Table I,
and the stability condition to avoid FSI is
K(α0(D)− α(D, p)) < 1 (7)
which can be expressed in terms of the required ramp slope ma, as shown in Table II. FSI may occur if
(7) is not met. For the same K as in Fig. 6, the stable regions according to (7) are shown in Fig. 7. As K
decreases, the stability region enlarges, but there still exist instability regions. From [5], no subharmonic
oscillation occurs if K < 1/π, which is a conservative condition and it is approximately equivalent to
ωc < ωs/π according to (6). A large ωc leads to FSI. However, such a condition ωc < ωs/π may be
too conservative. The converter can be designed according to the limit (7) with larger ωc for higher
performance without losing stability.
Note that PM in Fig. 6 is independent of D, whereas the stability in Fig. 7 depends on D. Comparing
Fig. 7 with Fig. 6, one sees that the converter may be unstable even with PM = 60◦, for example, if
K = 0.4, D = 0.86, and p = 0.75 as shown in the next example.
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0.5
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2
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2020
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[d]
[e]
D
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(c) K=1.3
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1
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3030 4040
5050
6060
7070
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[a]
D
(d) K=0.4
0.2 0.4 0.6 0.8 1
Figure 6. As K decreases, PM increases, independent of D, but FSI still occurs as shown in Fig. 7, different colors for different
PM.
p
(a) K=100
Stable
Unstable0.5
1
1.5
2
(b) K=2
Stable
Unstable
D
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(c) K=1.3
[c][d]
[e]
[f]
Stable
Unstable
0.2 0.4 0.6 0.8 1
0.5
1
1.5
2
Stable
[a][b]
D
(d) K=0.4
0.2 0.4 0.6 0.8 1
Figure 7. As K decreases, the instability region still exists but shrinks.
Example 1. (FSI with PM = 60◦.) Consider an ACMC boost converter (adapted from the buck converter
in [5]) with a type-II compensator: vo = 14 V, Vm = 1 V, fs = 50 kHz, L = 46.1 µH, C = 380 µF,
Rc = 0.02 Ω, Rs = 16.4 mΩ, R = 1 Ω, ωz = 5652.9 rad/s, p = 0.75, Kc = 141670, and K = 0.4.
First, let vs = 1.96 V and vc = 1.64 V. Here, D = 0.86. The converter is unstable (Fig. 8) although its
average model has PM = 60◦ (Fig. 9). The linear average model is too simple to predict the FSI of the
nonlinear converter. Independent sampled-data analysis also shows an unstable pole at -1.02, and three
stable poles at 0, 0.88, and 0.91, thus verifying the instability.
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Figure 8. The boost converter is unstable, vs = 1.96 V.
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Figure 9. The loop gain T (jω) has PM = 60◦, vs = 1.96 V.
Next, let vs = 2.1 V and vc = 1.53 V. Now, D = 0.85. The converter is stable (Fig. 10). In Fig. 7(d),
for K = 0.4, draw a line at p = 0.75. The instability occurs indeed around D = 0.86. 
As reported in [5], the ACMC buck converter may have an unstable window of p. The next example
shows that the boost converter also has the same unstable window.
Example 2. (Unstable window of p in the boost converter, adapted from the buck converter in [5].)
Continue from Example 1, but with vs = 9 V, vc = 0.357 V, and Kc = 460420. This boost converter
example is actually adapted from Example 3 of [5] for a buck converter, where an unstable window of p
12
0
0.5
1
h(t
) a
nd
 y(
t)
0 2 4 6 8
x 10−5
92.5
93
93.5
94
Time (second)
In
du
ct
or
 c
ur
re
nt
Figure 10. The boost converter is stable, vs = 2.1 V.
was found. This example also illustrates the buck and boost converters, known to have different dynamics,
have the same occurrence of FSI with the same parameters. Both examples have the same va = 14 V,
where va = vs for the buck converter and va = vo for the boost converter. Both examples also have the
same D = 0.36 and K = 1.3 (and also other parameters such as R, L, C , Rc, and ωz). Therefore, an
unstable window of p for this boost converter is also expected. In Fig. 7(c), for K = 1.3, draw a line
at D = 0.36, which shows an unstable window of p ∈ [0.18, 0.515]. For p < 0.18 or p > 0.515, the
converter is stable.
First, let p = 0.17. The converter is stable (Fig. 11).
Second, let p = 0.18. The converter is unstable (Fig. 12) although its average model has PM = 18◦
(Fig. 13). Independent sampled-data analysis shows an unstable pole at -1.07, and three stable poles at
0.35, 0.88, and 0.91.
Third, let p = 0.515. The converter is unstable (Fig. 14) although its average model has PM = 33◦
(Fig. 15). Independent sampled-data analysis shows an unstable pole at -1.002, and three stable poles at
-0.05, 0.88, and 0.91.
Fourth, let p = 0.52. The converter is stable again (Fig. 16). The boost converter indeed has an unstable
window of p ∈ [0.18, 0.515], same as the buck converter in [5]. 
Note that K = vaRsKc/VmωzLωs, and one can see the effect of each parameter on the stability. The
condition (7) can be expressed in terms of the required ramp slope ma, as shown in Table II:
ma > S := voRsKc
2πωzL
(α0(D)− α(D, p)) (8)
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Figure 11. The boost converter is stable, p = 0.17.
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Figure 12. The boost converter is unstable, p = 0.18.
The condition (7) can be also expressed in terms of K:
K <
1
α0(D)− α(D, p) := Kmax(D, p) (9)
if Kmax(D, p) is positive. If Kmax(D, p) is negative, the converter is always stable (because the inequality
sign in (9) is reversed and the condition (9) is always met).
For the boost converter, va = vo which is fixed (if regulated), and (9) becomes
K =
voRsKc
VmωzLωs
< Kmax(D, p) (10)
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Figure 13. The loop gain T (jω) has PM = 18◦, p = 0.18.
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Figure 14. The boost converter is unstable, p = 0.515.
In [11, Eq. 14], a conservative condition was proposed:
voRsKc
VmωzLωs
< min[
1
π(1 −D) ,
1
2π
] =
1
2π
(11)
where the effect of p was neglected. The plots of (11) and Kmax(D, p) for different values of p are
shown in Fig. 17.
The plot of Kmax(D, p) is quite nonlinear. As p increases from 0.1 to 0.3, Kmax(D, p) decreases,
whereas as p increases from 0.4 to 0.7 (and beyond), Kmax(D, p) increases. It indicates that around
p = 0.3 the stability region shrinks, agreed with Fig. 7 which also indicates a possible unstable window
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Figure 15. The loop gain T (jω) has PM = 33◦, p = 0.515.
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Figure 16. The boost converter is stable, p = 0.52.
of p. One sees that the condition (11) reported in [11] is conservative because Kmax(D, p) > 1/2π as
shown in Fig. 17.
As indicated in Fig. 17, the converter is prone to be stable around D = 0.4 (than other values of
D), also agreed with Fig. 7. The closed-form Kmax(D, p) is such nonlinear that it is difficult to further
simplify it. Instead, one can make the plot of Kmax(D, p) to predict the stability.
Since a single K = vaRsKc/VmωzLωs contains many design parameters, the plot of Kmax(D, p) is
very useful to design a stable converter. Given the values of p and the ranges of D, one can make a plot
of Kmax(D, p) and adjust different parameters so that the condition K < Kmax(D, p) is met.
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Figure 17. The plots of Kmax(D, p) for the boost converter, dashed line for the conservative condition (11).
For the buck converter, va = vs = vo/D and (9) becomes
voRsKc
VmωzLωs
< DKmax(D, p) (12)
In [11, Eq. 13], a conservative condition was proposed:
voRsKc
VmωzLωs
< min[
D
π(1 −D) ,
1
2π
] (13)
The plots of (13) and DKmax(D, p) for different values of p are shown in Fig. 18. As p increases from 0.1
to 0.3, DKmax(D, p) decreases. As p increases from 0.4 to 0.7, DKmax(D, p) increases. One sees that
the condition (13) reported in [11] is also conservative. From Fig. 18, the buck converter is susceptible
to FSI if D is too small.
In the above analysis, ωz ≪ ωs is assumed. If that is not the case, the loop gain (3) belongs to case
C9. Based on Table I, the (general) stability condition is
S := vaRsKc
TLω2s
((α1(D) + (
1
p
− 1
z
)(α(D, p) − α0(D)))) < ma (14)
C. ACMC with PI Compensator: Case C7 or C2
Let the PI compensator be
Gc(s) =
Kc(1 + s/ωz)
s
(15)
Although the PI compensator is a special case of the type-II compensator by setting ωp → ∞ in (2),
here ωz ≪ ωs is not assumed as in Sec. V-B and a separate discussion on the effect of ωz is needed.
Let K = vaRsKc/VmLω2s (a little different from K). Then
T (s) = vaGc(s)Gi(s)
Vm
=
vaRsKc(1 +
s
ωz
)
VmLs2
=
Kω2s(1 +
s
ωz
)
s2
(16)
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Figure 18. The plots of DKmax(D, p) for the buck converter, dashed line for the conservative condition (13).
1) Based on SSAA: Converter is expected to be stable: Setting |T (jωc)| = 1 in (16) leads to
ωc =
√
2ωsKz√√
K4 + 4K2z4 −K2
(17)
For z2 ≪ K, ωc ≈ ωsK/z and PM = arctan(ωc/ωz) = arctan(K/z2) ≈ 90◦. However, FSI may still
occur as discussed next.
2) Based on HBA: FSI may occur even with PM ≈ 90◦: From (16), T (s) belongs to case C7 in
Table I, and the stability condition is
K(
α0(D)
z
+ α1(D)) < 1 (18)
Express (18) in terms of the required ramp slope ma, as shown in Table II:
ma > S := vaRsKc
4Lωz
(4D − 2 + (1− 2D + 2D2)Tωz) (19)
For Tωz ≪ 1 (generally true), the stability condition (19) becomes
ma > S := vaRsKc
Lωz
(D − 1
2
) (20)
agreed with [3, Eq. 9]. For D < 1/2, the converter is stable even if ma = 0. For D > 1/2, a ramp
slope with (20) is required. A small ωz also makes the loop gain (16) belong to C2 (which has a
stability condition like PCMC) instead of C7. Setting D = 1 in (20), a (conservative) ramp slope ma =
vaRsKc/2Lωz stabilizes the converter for any D.
For K = 0.2, 0.05, 0.02, and 0.002, the stable regions are shown in Fig. 19. For K < 0.002, the whole
region in Fig. 19 is almost stable. However, FSI still occurs for D > 0.5 if z is too small. From Fig. 19,
the stability is z dependent, even for small z < 0.1.
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Figure 19. As K decreases or z increases, the stability region enlarges.
Example 3. (FSI with PM = 89◦.) Continue from Example 1, but with large ωp = 3.14 × 109 rad/s (to
make the type-II compensator act like a PI compensator), vs = 5.6 V, vc = 0.574 V, and Kc = 460420.
Here, z = 0.018, D = 0.6 and K = 0.0232. The converter is unstable (Fig. 20) although its average
model has PM = 89◦ (Fig. 21). Independent sampled-data analysis shows an unstable pole at -1.02, and
three stable poles at 0, 0.88, and 0.91.
Next, let vs = 5.88 V and vc = 0.547 V. Now, D = 0.58. The converter is stable (Fig. 22). In
Fig. 19(c), for K = 0.02, draw a line at z = 0.018, and the instability indeed occurs around D = 0.6.

The condition (18) can be also expressed in terms of K:
K <
1
α0(D)/z + α1(D)
:= Kmax(D, z) (21)
if α0(D)/z + α1(D) is positive.
For the boost converter, va = vo, and (21) becomes
K =
voRsKc
VmLω2s
< Kmax(D, z) (22)
The plots of Kmax(D, z) for different values of z are shown in Fig. 23. For D < 1/2, the converter is
stable, agreed with Fig. 19. If z is small, the converter is prone to be unstable for D > 0.5, agreed with
(20). As z increases, Kmax(D, z) increases and the stability region enlarges, also agreed with Fig. 19.
The plots of Kmax(D, z) also agree with Example 3. Draw a line at K = 0.0232 in Fig. 23, the line
intersects with Kmax(D, 0.018) around D = 0.6 indicating the onset of FSI at D = 0.6 as discussed in
Example 3.
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Figure 20. The boost converter is unstable, vs = 5.6 V.
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Figure 21. The loop gain T (jω) has PM = 89◦, vs = 5.6 V.
In Fig. 23, given any value of z, Kmax(D, z) has a minimum at D = 1. Then, a conservative (valid
for any D) stability condition is
K < Kmax(1, z) =
z
π(1 + πz)
<
z
π
(23)
As discussed above, ωc ≈ ωsK/z for z2 ≪ K. Then, (23) is equivalent to ωc < ωs/π. This agrees with
the tradition wisdom not to set a large ωc to avoid FSI [5]. In Examples 1-3, FSI occurs with ωc > ωs/π.
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Figure 22. The boost converter is stable, vs = 5.88 V.
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Figure 23. The plots of Kmax(D, z) for the boost converter.
VI. THE EFFECT OF THE VOLTAGE FEEDBACK LOOP RIPPLE
In the above analysis, vc is assumed constant. In this section, the effect of vc ripple generated from
the voltage feedback loop is analyzed. Consider the PCMC buck converter, for example. Similar analysis
can be applied to the ACMC case.
For PCMC, Gc(s) = 1 and y = vc−RsiL which has two terms, for the voltage and current loops, re-
spectively. Let (the ESR zero) ωr = 1/RcC , r = ωr/ωs and ρ = R/(R+Rc). Let G(s) := −y(s)/vL(s).
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Figure 24. A model for PCMC buck converter with closed voltage loop.
Table IV
STABILITY CONDITIONS FOR PCMC BUCK CONVERTER WITH OPEN OR CLOSED VOLTAGE LOOP.
Universal stability condition: vsRs(D−0.5)
L
< ma −mv
Voltage loop open: mv = 0
Voltage loop closed:
Proportional gain compensator, Gv(s) = kp: mv = ρvskpTLCω2s [
1
r
α0(D) + α1(D)]
Type-II compensator, Gv(s) = Kc(1+s/ωz)s(1+s/ωp) : mv =
Kv
ω2s
[α1(D) + (
1
p
− 1
r
)(α(D, p)− α0(D))]
PI compensator, Gv(s) = Kc(1+s/ωz)s : mv =
Kv
ω2s
[ 1
r
α0(D) + α1(D)]
Note: p = ωp/ωs, z = ωz/ωs, r = ωr/ωs = 1/RcCωs, ρ = R/(R+Rc), and Kv = ρvsKc/TLCωz
For the buck converter,
vo(s)
iL(s)
= R ‖ (Rc + 1
sC
) =
1 + s
ωr
1
R
+ sC
ρ
≈ ρ(1 +
s
ωr
)
sC
(at high frequency) (24)
Based on Fig. 4 and as shown in Fig. 24, the PCMC buck converter can be modeled as an SWG plus
G(s), where
G(s) = (1 +
ρ(1 + s/ωr)Gv(s)
RsCs2
)Gi(s) (25)
The loop gain is
T (s) = vaG(s)
Vm
=
vsG(s)
Vm
≈ vsRs
VmLs
+
ρvs(1 + s/ωr)Gv(s)
VmLCs2
(26)
Three different voltage-loop compensators (with different Gv(s)) are considered. The stability condi-
tions have a universal form, vsRs(D − 0.5)/L < ma −mv, even if different voltage-loop compensators
are used, and those stability conditions are summarized in Table IV.
22
A. Proportional Gain Compensator: Gv(s) = kp
Let the voltage feedback be vc = kp(vr − vo). From (26),
T (s) = vsRs
VmLs
+
ρvskp(1 + s/ωr)
VmLCs2
(27)
From Table I, the stability condition is
vsRsα0(D)
VmLωs
+
ρvskp
VmLCω2s
(
1
r
α0(D) + α1(D)) < 1 (28)
or expressed in terms of the ramp slope
vsRs(D − 0.5)
L
< ma −mv (29)
where, compared with (1), the (universal) stability condition (29) has an additional term
mv =
ρvskp
TLCω2s
[
1
r
α0(D) + α1(D)] (30)
due to the effect of the voltage loop ripple. Note that α1(D) > 0, but α0(D) < 0 if D < 0.5. Depending
on whether mv is positive or negative, the stability region shrinks or enlarges respectively by closing the
voltage loop. It can be proved that for most practical buck converters, mv > 0.
The stability condition (28) can be also expressed in terms of kp,
kp <
ωsC
ρ
(VmLωs
vs
−Rsα0(D))
1
r
α0(D) + α1(D)
(31)
Example 4. (Accurate prediction of critical gain k∗p .) Consider a PCMC buck converter with the voltage
loop closed from Example 4 of [1]. Simulation and independent sampled-data analysis show that FSI
occurs at k∗p = 237 (see Fig. 7 of [1]), which can be predicted by (31) exactly. In contrary, with kp = 237,
the Ridley average model [10] shows that the converter is stable with an infinite gain margin and PM =
36.5◦ [1]. 
B. Type-II Compensator: Gv(s) = Kc(1 + s/ωz)/s(1 + s/ωp)
Let the voltage feedback be vc = Gv(s)(vr − vo) + vr, which has an additional offset vr but it does
not affect the loop gain. From (26), the loop gain is
T (s) = vsRs
VmLs
+
ρvsKc(1 + s/ωr)(1 + s/ωz)
VmLCs3(1 + s/ωp)
(32)
Generally ωz ≪ ωs. Let Kv = ρvsKc/TLCωz. From Table I, the stability condition is also (29), where
mv =
Kv
ω2s
[α1(D) + (
1
p
− 1
r
)(α(D, p) − α0(D))] (33)
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C. PI Compensator: Gv(s) = Kc(1/s + 1/ωz)
The PI compensator is a special case of the type-II compensator by setting ωp →∞. Let the control
voltage at the output of the voltage-loop compensator be vc = Gv(s)(vr − vo) + vr. From (26), the loop
gain is
T (s) = vsRs
VmLs
+
ρvsKc(1 + s/ωr)(1 + s/ωz)
VmLCs3
(34)
Generally ωz ≪ ωs. From Table I, the stability condition is also (29), where
mv =
Kv
ω2s
[
1
r
α0(D) + α1(D)] (35)
Note that (35) is for the PI compensator whereas (30) is for the proportional compensator. However,
they are the same by setting kp = Kc/ωz . The proportional compensator, though simple, can be used to
predict FSI if a more complicated PI compensator is used.
VII. CONCLUSION AND CONTRIBUTIONS
Based on [4], [5], a unified CMC model (Fig. 4) is proposed to predict FSI for different converters
under PCMC or ACMC. Such a unified CMC model exists because any CMC converter is essentially a
TWG with a linear feedback. Closed-form stability conditions are derived (see Table II) and verified by
time-domain simulations (see Table III). The obtained results are consistent with (but broader than) the
past research such as [3], [11]. The instability is found to be associated with large crossover frequency.
A conservative condition to avoid FSI is ωc < ωs/π. The proposed model can be applied to converters
with high-order compensators, such as type-II and PI compensators, for example.
The questions asked in the Introduction are answered:
1) FSI occurs in both the buck and the boost converters with the same parameters if they have the
same va, as shown in Example 2.
2) The unified model can be applied to both PCMC and ACMC.
3) The same FSI condition expressed in terms of va, as shown in Table II, also applies to any CMC
converter. For the buck converter, va = vs = vo/D. For the boost or buck-boost converter, va =
vs/(1−D) = vo. For example, given a buck converter with vo = vaD and a boost converter with
vo = va, if both of the converters have the same power stage parameters, then they have the same
stability or instability.
4) Although different parameters have different effects, they can be consolidated into a few parameters:
K, D, and p. A single plot of Kmax(D, p) can be used to predict FSI. The stability based on
traditional average analysis is D independent (Fig. 6), whereas the actual stability is D dependent
(Fig. 7).
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To the author’s knowledge, the following contributions have not been reported:
1) The unified CMC model of Fig. 4, applicable to PCMC or ACMC buck, boost, and buck-boost
converters.
2) The unified stability conditions in Table II.
3) The plots of Figs. 6, 7, 17-19, and 23, which are universal for any CMC converter, and they are
not just for specific examples.
4) Using the plot of Kmax(D, p) as a design tool to avoid FSI.
5) The effects of different parameters on the stability, such as K, the compensator pole ωp and zero
ωz , as shown in Figs. 7 and 19.
6) The conservative stability condition ωc < ωs/π for the CMC converter with a PI compensator
(whereas the same condition for the CMC converter with the type-II compensator was reported in
[5]).
7) The effect of the voltage loop ripple on FSI (see Table IV).
Although this paper focuses on CMC, the proposed analysis can be applied to other schemes (such
as VMC and constant on-time control). As reported in [5], ACMC with type-II and PI compensators
belong respectively to the cases C5 and C7. The derived FSI conditions are also applicable to these cases.
For example, a buck converter with V2 control belongs to the case C7 with K = vs/VmLCω2s and
ωz = 1/RcC , and the stability condition is exactly (18). Also, a buck converter with a type-II, type-III,
or phase-lead compensator belongs to the case C5, and the stability condition is exactly (7).
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